New answers tagged

1

The problem was that the FPGA clock was significantly different than the clock from all other devices. It was not calibrated properly in regard to some universal frequency reference.


Top 50 recent answers are included