1
$\begingroup$

I have analyzed the circuit in full extent as shown bellow. I know that I showed imagine two-stage back to back and see "which input could handle both". Could you please show how exactly I get this tolerable offset from this case? Thanks.

enter image description here

enter image description here

enter image description here

$\endgroup$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Browse other questions tagged or ask your own question.